ENA EREC G99/1-4:2019


Type Test reference number		HMS-1000-2T-G4				
Generating Unit technology		Photovoltaic Microinverter				
System Supplier na	me	Hoymiles Power Electronics Inc.				
Address		No.18 Kangjing Road, Hangzhou 310015, China				
Tel	+86 571 2805610	1	Fax	-		
E:mail	info@hoymiles.co	m	Web site	-		
Registered	1.0 per Unit	kW single p	single phase, single, split or three phase system			
Capacity, use	NA	kW three pl	nase			
separate sheet if	NA	kW two pha	ses in three phas	se system		
more than one						
connection	NA	kW two phases split phase system				
option.						


Manufacturer compliance declaration. - I certify that all products supplied by the company with the above Type Tested Manufacturer's reference number will be manufactured and tested to ensure that they perform as stated in this document, prior to shipment to site and that no site Modifications are required to ensure that the product meets all the requirements of EREC G99.


Signed 建岩湖	On behalf of	Hoymiles Power Electronics Inc.
------------	--------------	---------------------------------

Note that testing can be done by the Manufacturer of an individual component or by an external test house.

Where parts of the testing are carried out by persons or organizations other than the Manufacturer then that person or organization shall keep copies of all test records and results supplied to them to verify that the testing has been carried out by people with sufficient technical competency to carry out the tests.







2. Power Quality - Harmonic Generation										
	Generating Unit tested to BS EN 61000-3-12									
Generating Unit rating per phase (rpp)		1.0 kW		Harmonic % =Measured Value (Amps) x 23/rating per phase (kVA)						
Harmo nic	At 45-55% o	f rated output	100% of ra	ated output		BS EN 0-3-12				
	Measured Value MV in Amps	%	Measured Value MV in Amps	%	1 phase	3 phase				
2	0.0203	0.4669	0.0208	0.4784	8%	8%				
3	0.0114	0.2622	0.0117	0.2691	21.6%	Not stated				
4	0.0085	0.1955	0.0091	0.2093	4%	4%				
5	0.0143	0.3289	0.0156	0.3588	10.7%	10.7%				
6	0.0057	0.1311	0.0054	0.1242	2.67%	2.67%				
7	0.0211	0.4853	0.0213	0.4899	7.2%	7.2%				
8	0.0059	0.1357	0.0053	0.1219	2%	2%				
9	0.0159	0.3657	0.0161	0.3703	3.8%	Not stated				
10	0.0041	0.0943	0.0033	0.0759	1.6%	1.6%				
11	0.009	0.207	0.0086	0.1978	3.1%	3.1%				
12	0.0032	0.0736	0.0026	0.0598	1.33%	1.33%				
13	0.0084	0.1932	0.0074	0.1702	2%	2%				
THD		2.4156		2.416	23%	13%				
PWHD		4.6022		4.6018	23%	22%				

3. Power Quality. Voltage fluctuations and Flicker

Test to BS EN 61000-3-11									
	Starting			Stopping			Running	Running	
	dmax [%]	dc [%]	d(t) [%]	dmax [%]	dc [%]	d(t) [%]	Pst	Plt 2 hours	
Measured Values									
at	0.1	0	0	0.1	0	0	0.066	0.066	
test impedance									
Normalized to standard impedance	0.1	0	0	0.1	0	0	0.066	0.066	
Normalized to									
required maximum	0.1	0	0	0.1	0	0	0.066	0.066	
impedance									
Limits set under BS EN 61000-3- 11	4%	3.3%	3.3%	4%	3.3%	3.3%	1	0.65	
Test impedance	R	0.4		Ω	XI	0.25		Ω	
Standard	R	0.24*		Ω	VI	XI 0.15* 0.25^			
impedance	K	0.4^		32	ΧI			Ω	
Maximum impedance	R	0.4		Ω	ΧI	0.25		Ω	
				Test	est				
Test start date		2024-02-28 end		2024	2024-02-28				
		date							
Test location							N INSTITU CO., LTD		

4. Power quality. DC ii					
Test power level	10%	55%	100%		
Recorded value(mA)	0.441	1.051	1.894		
as % of rated AC	0.0404	0.0040	0.0400		
current	0.0101	0.0242	0.0436		
Limit	0.25%	0.25%	0.25%		

5. Power Quality. Power factor							
	216.2V	230V	253V	Measured at three voltage levels			
Measured value	0.9986	0.9988	0.9974	and at full output. Voltage to be maintained within ±1.5% of the			
Limit	>0.95	>0.95	>0.95	stated level during the test.			

	6. Protection. Frequency tests							
Function	Setting		Trip test		"No trip tests"			
	Frequency	Time delay	Frequency	Time delay	Frequency /time	Confirm no trip		
U/F stage 1	47.5Hz	20s	47.5Hz	20.01s	47.7Hz/30s	Confirmed		
U/F stage 2	47Hz	0.5s	47Hz	0.51s	47.2Hz/19.5s	Confirmed		
					46.8Hz/0.45s	Confirmed		
O/F stage 1	52Hz	0.5s	52Hz	0.51s	51.8Hz/120s	Confirmed		
						Confirmed		

7. Protection. Voltage tests							
Function	Setting		Trip test		"No trip tests"		
	Voltage	Time delay	Voltage	Time delay	Voltage /time	Confirm no trip	
U/V stage 2	184V	2.5s	183.8V	2.51s	188V/5.0s	Confirmed	
					180V/2.45s	Confirmed	
OV stage 1	262.2V	1.0s	262.5V	1.01s	258.2V/5.0s	Confirmed	
O/V stage 2	273.7V	0.5s	274.1V	0.51s	269.7V/0.95s	Confirmed	
					277.7V/0.45s	Confirmed	

8. Power Park Modules - Protection - Loss of Mains test							
Note: Inverter tested according to BS EN 62116.							
Toot Dower and	33%	66%	100%	33%	66%	100%	
Test Power and imbalance	-5% Q	-5% Q	-5% P	+5% Q	+5% Q	+5% P	
imbalance	Test 22	Test 12	Test 5	Test 31	Test 21	Test 10	
Trip time. Limit is 0.5s	107.3ms	225.6ms	282.9ms	101.3ms	220.6ms	287.6ms	

9. Loss of Mains Protection, Vector Shift Stability test and RoCoF Stability test							
	Start Frequency	Change	End Frequency	Confirm no trip			
Positive Vector Shift	49.5Hz	+50 degrees		Confirmed			
Negative Vector Shift	50.5Hz	- 50 degrees		Confirmed			
	Ramp range	Test frequency ramp	Test Duration	Confirm no trip			
Positive Frequency drift	49Hz to 51Hz	+0.95Hz/sec	2.1s	Confirmed			
Negative Frequency drift	51Hz to 49Hz	-0.95Hz/sec	2.1s	Confirmed			

10. Limited Frequency Sensitive Mode - Over frequency test							
Active Power resp	onse to rising frequ	ency/time plots are	attached if				
frequency injection	n tests are undertak	en in accordance w	vith Annex A.8.2.4	N			
Test sequence	Measured	Frequency	Primary	Active			
at Registered	Active	(Hz)	Power	Power			
Capacity >80	Power Output		Source	Gradient			
%	(W)						
Step a) 50.00Hz	4000.07	50		-			
±0.01Hz	1003.67	50					

			•	
Step b) 50.45Hz	002.76	50.45		-
±0.01Hz	993.76	50.45		
Step c) 50.70Hz]	-
±0.10Hz	945.39	50.7		
Step d) 51.15Hz			1	-
±0.05Hz	857.74	51.15		
Step e) 50.70Hz			1	-
±0.10Hz	945.69	50.7		
Step f) 50.45Hz		-0.4-	1	-
±0.05Hz	993.91	50.45		
Step g) 50.00Hz	1000.00	50]	-
±0.01Hz	1002.92	50		
Test sequence	Measured	Frequency	Primary	Active
at Registered	Active	(Hz)	Power	Power
Capacity	Power Output		Source	Gradient
40%~60%	(W)			
Step a) 50.00Hz	504.70	50		-
±0.01Hz	501.78	50		
Step b) 50.45Hz	400.00	50.45		-
±0.05Hz	493.06	50.45		
Step c) 50.70Hz	440.70	50.7		-
±0.10Hz	443.78	50.7		
Step d) 51.15Hz	054.5	54.45		-
±0.05Hz	351.5	51.15		
Step e) 50.70Hz	110.10	50.7		-
±0.10Hz	443.16	50.7		
Step f) 50.45Hz	400.70	EO 4E	1	
±0.05Hz	492.73	50.45		
Step g) 50.00Hz	F04.07	50		
±0.01Hz	501.67	50		

11. Protection. Re-connection timer					
Test should prove that the reconnection sequence starts in no less than 20s for restoration					
of voltage and frequency to within the stage 1 settings of table 10.5.7.1					
Time delay	Measured				frequency is
setting	delay				
20s	30.1s	At 266.2V	At 180V	At 47.4Hz	At 52.1Hz
Confirmation th	nat the				
Generating Unit does not re-		Confirmed	Confirmed	Confirmed	Confirmed
connect.					

12. Fault level contribution					
For machines with electro-magnetic output			For Inverter output		
Parameter	Symbol	Value	Time after fault	Volts	Amps

Peak Short Circuit current	ip	N/A	20ms	19.04V	0.463A
Initial Value of aperiodic current	А	N/A	100ms	11.61V	0.221A
Initial symmetrical short-circuit current*	lk	N/A	250ms	9.54V	0.112A
Decaying (aperiodic) component of short circuit current*	iDC	N/A	500ms	5.34V	0.083A
Reactance/Re sistance Ratio of source*	X/R	N/A	Time to trip	0.004s	(in seconds)

For rotating machines and linear piston machines the test should produce a 0s - 2s plot of the short circuit current as seen at the Generating Unit terminals.

^{*} Values for these parameters should be provided where the short circuit duration is sufficiently long to enable interpolation of the plot

13. Self-Monitoring solid state switching	Yes/or NA
It has been verified that in the event of the solid-state switching device failing to disconnect the Generating Unit , the voltage on the output side of the switching device is reduced to a value below 50 Volts within 0.5 seconds	N/A

14. Wiring functional tests: If required by para 15.2.1			
Confirm that the relevant test schedule is attached (tests to be undertaken			
at time of commissioning).			

15. Logic interface (input port)	Yes/or NA		
Confirm that an input port is provided and can be used to shut down the			
module.	Yes		